A new device architecture triple material gate oxide stack (TRIMGAS) epitaxial channel (Epi) MOSFET for reduced short channel effects (SCEs) at short gate lengths is proposed. The structure has a gate electrode consisting of three different materials, an oxide stack having high-K material on top of an SiO 2 layer and an epitaxial channel profile. A two-dimensional analytical threshold voltage and drain current model has been presented. An analysis of subthreshold slope and I-V characteristics has been done for the first time including all regions of operation. The model proposed is capable of modelling various other MOSFET structures: (a) dual material gate stack (DUMGAS), (b) single material gate stack (SIMGAS), (c) straddle-gate/ EJ/side-gate MOSFET oxide stack, (d) dual/hetero material gate (DMG/HMG), (e) single material gate (SMG) and (f) triple material gate (TMG), all with and without an epitaxial channel profile. A 2D device simulator, ATLAS, is used over a wide range of parameters and bias conditions to validate the analytical results.
Introduction
Scaling of devices towards the submicron range causes reduced controllability of the gate over the channel depletion region due to increased charge sharing from the source/drain (S/D) regions. This leads to various short channel effects (SCEs) such as (a) lack of pinch off, (b) shift in threshold voltage with a decreasing channel length, (c) drain-induced barrier lowering (DIBL) [1] and (d) hot carrier effects at increasing drain voltage [2] [3] [4] . Hot carrier effects cause non-catastrophic failures that develop gradually over time and change the circuit performance. The device degradation is caused by the injection of high-energy electrons and holes into the gate oxide that get trapped and/or interface trap generation, which changes the current-voltage characteristics of the transistor. Therefore, the quality of the dielectric and the performance of the device become poor. In addition to these SCEs, tunnelling of carriers through the ultra-thin SiO 2 layer takes place, which causes gate-tunnelling current [6] . Gate leakage current increases exponentially with a decreasing gate oxide (SiO 2 ) thickness which is the main driver for the search of high-K materials [5] [6] [7] . As far as replacing SiO 2 with high-K materials is considered, research is going on for having a high dielectric constant with large band gap with a favourable band alignment, low interface state density and good thermal stability. However, an ultra-thin low-K (SiO 2 ) interlayer improves the interface quality and stability, thus a stacked dielectric architecture is best suited for nanoscale devices.
In order to control SCEs, higher and higher substrate doping is required in bulk MOSFETs. But increasing the substrate doping concentration leads to increased threshold voltage and hence degrades the device performance. Thus, in order to control the SCEs without affecting the threshold voltage, MOSFETs with an epitaxial channel profile have been suggested [8] [9] [10] [11] [12] . In the epitaxial channel profile MOSFET the high substrate doping is somewhat buried beneath the surface, leaving a lightly doped region close to the surface. This profile has been given different names depending on the fabrication technique: delta-doped (DD) MOSFET [13] , low impurity channel transistor (LICT) [14] and Epi MOSFET [15] . Anticipated benefits of epitaxial designs include reduced SCEs due to low doping concentration at the surface, low threshold voltage (V th ) and increased mobility due to decreased impurity scattering in the channel region near the Si/SiO 2 interface. Since the Epi MOSFET structure acts as a punch through stopper and controls the threshold voltage, it has the advantage of an improved speed of device.
But the improvement in carrier transport efficiency due to the introduction of an epitaxial layer and oxide stack in bulk MOSFETs in the submicron regime is not appreciable, and therefore a new device structure dual material gate (DMG) FET was proposed [16] [17] [18] . In this structure, there are two materials in the gate region in such a way that the work function of metal gate 1 (M1) is greater than metal gate 2 (M2), i.e., φ M1 > φ M2 and hence, threshold voltage near the source is more positive than that near the drain end, which has the inherent advantage of improving the gate transport efficiency by modifying the electric field pattern and the surface potential profile along the channel. This structure also reduces hot electron effects since electric field is reduced at the drain end. The control gate M1 is screened from drain voltage variations due to the presence of M2 thus reduced DIBL and channel length modulation (CLM) is achieved. The DMG structure with an oxide stack, DUMGAS [19] , DUMGAS with an epitaxial layer, Epi-HEMGAS [20] and the DMG structure with an Epi-layer, i.e. DMG Epi MOSFET [21] have been analysed earlier.
Recently, in order to meet scaling demands, electrically variable shallow junction (EJ) MOSFETs and straddle-gate MOSFETs have been fabricated [22] [23] [24] . Since, the S/D regions are electrically induced, the junction is extremely shallow and it effectively reduces SCEs. But due to large S/D resistance and large coupling capacitance between the upper and lower gate, it is not applicable to LSI (large scale integrations). Besides this both structures make use of poly-Si side gates, due to which poly-Si depletion width effects are introduced.
We have seen recently that the TRIMGAS (triple material gate stack) MOSFET [25] , which is an extension of the DMG principle to three regions, proves to be a potential structure for nanoscale dimensions. In this structure the gate composed of metal gates, since metal gates minimize the poly depletion effects arising due to poly-Si gates and also reduce the gate line sheet resistance, prevent boron penetration to channels and have good process compatibility with high-K gate dielectrics [26] . Thus as one goes down to the nanoscale regime, it is required to replace these poly-Si gates with metal gates.
So far we have seen that there are different structures proposed for reduction of SCEs. In this paper we have aimed at integrating all the above-mentioned structures into a single structure and hence forming a unified model of previously existing structures. We choose to model the Epi MOSFET with an oxide stack into three regions. Since we have divided our analysis into three regions, we also took up the case where the three different regions may have different metal work functions in the gate region. The name given to this unified structure is a triple material gate stack Epi (TRIMGAS Epi) MOSFET. If in our analysis we put the Epi-layer doping the same as that of the substrate doping, our model will reduce to the TRIMGAS MOSFET. Similarly, if we use the work functions of metal/polysilicon for the two outermost gates (two side gates), put the Epi-layer doping same as that of the substrate doping and have a single oxide instead of an oxide stack, then our model will reduce to that of the EJ/side-gate structures. So our modelling scheme introduced in this paper can be used to model the already fabricated EJ MOSFET and straddle-gate MOSFET.
In the triple material gate stack Epi (TRIMGAS Epi) MOSFET the gate region comprises three metals such that the work function of metal near the source (φ M1 ) is the highest and near the drain is the lowest (φ M3 ) in order to retain the benefits of DMG and TRIMGAS MOSFETs, i.e. increased carrier transport efficiency and reduced DIBL and hot electron effects. We have taken an oxide stack with a high-K material on top of the SiO 2 interlayer in order to reduce gate tunnelling current as in the DUMGAS, Epi-HEMGAS and TRIMGAS structures, and we used an epitaxial channel as in the DMG Epi MOSFET and Epi-HEMGAS for reduced SCEs. The model proposed is hence a unified model of these previous structures. The expressions for the surface potential and electric field under the three metal gates in the epitaxial layer and substrate are derived along with the threshold voltage. In this paper for the first time, we have derived the analytical expression of drain current for the TRIMGAS Epi MOSFET. The model results are verified by comparing them to simulated results obtained from the 2D device simulator ATLAS [27] .
Various fabrication techniques of CMOS with dual metal gates at the nanoscale have been reported [28, 29] for different metals and oxide combinations [30] . Devices with gate lengths down to 85 nm have been recently demonstrated with dual metal gates using the metal wet etch process [31] . Since additional steps are required to fabricate the DMG structure from SMG, the same additional steps can be carried out to fabricate TMG out of DMG. The device proposed has not yet been fabricated, but (a) dual material gate HFET with two contacting materials in the gate [16] , (b) oxide stack in a MOSFET [30] , (c) Epi MOSFETs [13] [14] [15] and (d) EJ MOSFETs with three gate regions [22] [23] [24] have already been fabricated, and so, in light of this, the feasibility of fabricating such a structure (i.e., TRIMGAS Epi) seems possible.
Model formulation
A schematic structure of the n-type TRIMGAS Epi MOSFET is shown in figure 1 , device width W = 1 × 10 −6 m and v sat (electron velocity at saturation) = 1 × 10 7 cm s −1 .
2D analysis
The 2D Poisson's equation for potential ψ(x, y) in the channel, assuming that the Epi-layer is fully depleted, is given as
W d is the depletion width and t Si is the Epi-layer thickness. The potential distribution is given by [21] 
and
where ψ Si (x) are the surface potentials for regions i = 1, 2, 3, respectively. We used boundary conditions in which the potentials and electric fluxes are continuous at the gate oxide/Si surface (y = 0) for x = L G1 and x = L G1 + L G2 , the electric field at the depletion edge (W d ) is zero and the potential at the depletion edge is −V SUB (the substrate bias) (boundary conditions are also shown in figure 1 ). The arbitrary constants K 1i , K 2i , K 3i , K 4i and K 5i can be determined by solving (2a) and (2b) in separate regions i and using the boundary conditions and are given in appendix A.
Surface potential analysis. On substituting (2a) into (1a)
we obtain a second-order differential equation for surface potential and after using the boundary conditions, we obtain the expression for surface potential to be given by
where ξ eff is the characteristic length given as
, β and t oxeff being defined in appendix A. The various coefficients α i1 and α i2 are given in appendix B.
Electric field analysis. The surface electric field component along the channel (i.e., in the x-direction) is an important parameter to evaluate electron velocity along the channel and is given as
where ψ Si (x) is given by equation (3).
Position of minimum surface potential, x min , and threshold voltage analysis.
Since the subthreshold leakage current often occurs at the position of minimum surface potential (x min ), therefore, the influence of DIBL on subthreshold behaviour of the device can be monitored by the minimum surface potential (ψ Smin ).
x min can be evaluated by differentiating (3) with respect to x and equating to zero. After evaluating x min we can find the threshold voltage, since the surface potential at x min equals to 2φ F (i.e., ψ Smin = 2φ F at x min ). So the expression for threshold voltage is obtained to be given as
where
and coefficients α i1 and α i2 are given in appendix B where we have to substitute V Gi = V th − V fbi for determining the threshold voltage. V th1 is the threshold voltage for all triple material and dual material structures, whereas V th2 is the threshold voltage for single material and straddle-gate structures due to presence of x min in these regions of the respective structures. It is important to note at this point that if we substitute N CH = N SUB and t Si = 0 nm then our structure reduces to that of uniform counterparts as given in [25] .
Subthreshold slope (S).
The subthreshold slope of the device is defined as the change in gate bias required to change the subthreshold drain current by one decade. The subthreshold current is the leakage current that affects dynamic circuits and determines the CMOS standby power. For VLSI circuits, a steep subthreshold slope is desirable for the ease of switching the transistor current off. Thus the subthreshold swing or subthreshold slope (S) is an important parameter characteristic of the subthreshold region. S being a convenient measure of the turnoff characteristics of the device is an important parameter and by definition is given as [32] 
Current-voltage (I-V) model. The threshold voltage for the three different regions of the TRIMGAS Epi MOSFET is different due to the difference in metal work functions. Since the metal work function of M1 is highest in triple material and dual material structures, the threshold voltage and drain current depend on region 1. The drain current is then given by [33] 
in the linear region (7) where V DS is the source-to-drain bias, V GS is the source-togate bias, L G is the total gate length under consideration, E C is the critical electric field given by E C =
2.vsat µneff
, C ox is effective oxide capacitance given by C ox = εox toxeff and µ neff is the effective electron mobility extracted from 2D device simulation [27] using the concentration-dependent low field mobility (CONMOB) model and the parallel electric field dependence (FLDMOB) models.
The drain current in the saturation region is given as
where V Dsat is the saturation drain-to-source bias given by either
The sub-threshold current is given by [33] as
where ψ 11 (x, y), ψ 12 (x, y) and ψ 13 (x, y) are Epi-layer potentials given by equation (2a). 
Results and discussion
indicates that on introducing oxide stack keeping the physical oxide thickness t ox1 + t ox2 = 3 nm same, but different effective oxide thicknesses (EOT), gate control over channel increases; therefore, reduction in DIBL can be achieved. So the TRIMGAS Epi MOSFET, having the highest offset voltage among all structures, reduces DIBL most effectively. The electric field plot with respect to the normalized channel position gives us a measure of both hot electron effects and carrier transport velocity. Since hot carriers are generated due to high electric field at drain end, we can reduce the hot carrier effect by reducing electric field at drain end. Also, the peak of electric field under the gate near the source has the advantage of increased carrier transport velocity and thus carrier transport efficiency due to ballistic overshoot of carriers (electrons). Therefore in order to reduce hot electron effects and to improve carrier transport efficiency, the electric field near the drain end should be low and the peak should be under the gate towards the source side. Figure 3 shows surface electric field profile for TRIMGAS Epi, DUMGAS Epi (or Epi-HEMGAS), SIMGAS Epi and straddle-gate oxide stack Epi MOSFET which shows that the average electric field is highest for the TRIMGAS Epi MOSFET as compared to the rest of the structures which is indicative of the highest carrier transport efficiency in TRIMGAS Epi MOSFET. In inset 1 we may see that the electric field at the drain end is lowest for TMG with respect to DMG, SMG and straddle-gate structures, which is indicative of reduced hot carrier most effectively. Further we may see in inset 2 that the average and peak electric field of TMG Epi MOSFET increases on introducing oxide stack (TRIMGAS Epi MOSFET). The close proximity of analytical results with simulated data validates our model results.
The electron velocity curve is a measure of carrier transport efficiency, since it gives us the actual velocity of the electrons through the channel. In order to increase the carrier transport efficiency the electron velocity near source should be high so that the carriers can move through the channel with high acceleration. It can be seen in figure 4 that the peak of electron velocity is towards the source side for our TRIMGAS Epi MOSFET structure, which proves superior carrier transport efficiency as compared to the other device structures. Table 1 shows that the threshold voltage for TRIMGAS Epi is lowest as compared to the rest of the structures due to better control of gate over channel. This is due to the A) for (a) TMG is 10 mV, (b) DMG is 13 mV and for (c) SMG it is 22 mV. So we may say that the effect of drain bias on threshold voltage is small for the TMG structure. Or in other words our triple material structure is a SCE suppressant structure with negligible DIBL as compared to DMG and SMG structures. When gate length is reduced from L G = 180 nm to L G = 60 nm, keeping the drain bias constant, it is seen in figure 5(d) that the threshold voltage decreases. This is due to the fact, that when device dimensions reduce the threshold voltage reduces proportionally.
In figure 6 I D -V DS characteristics of (a) TMG Epi, TMG; (b) DMG Epi, DMG; (c) SMG Epi, SMG and (d) TMG Epi, DMG Epi, SMG Epi are plotted. As the drain bias (V DS ) increases from 0.5 V to 2 V, the drain current increases slightly for both SMG and DMG structures; however for the TMG structures I D appears to be constant. This is due to the fact that the TMG structure reduces the CLM effect most effectively Gate Voltage (V GS ) (V)
LG=60nm
LG=180nm in figures 6(a)-6(c), it is seen that the drain current increases as the epitaxial layer is introduced. This is due to the fact that the epitaxial layer has lower doping concentration as compared to the substrate and hence mobility increases due to reduced impurity scattering. In table 3, a comparison of the triple material structures is made. We may see that the drain current of TRIMGAS Epi MOSFET is highest as compared to TRIMGAS, TMG Epi and TMG MOSFETs. On introducing a gate stack, the EOT decreases (if physical thickness is kept same), so gate control increases and hence the drain current increases.
In figure 7 , the I D -V DS characteristics of the TMG structure at different gate bias is shown. As the gate voltage increases from 0.7 V to 1.0 V, the drain current increases. Our model results match well with simulated data even at L G = 60 nm, indicating that our model is valid for small gate lengths also. In the inset it is seen that DMG has a higher drain current than in SMG under the same conditions. In figure 8 , we have made comparison between TMG and TRIMGAS MOSFETs with the same EOT = 3 nm at gate lengths as low as L G = 60 nm. It may be seen that although the difference is small but still on keeping EOT same, we can observe a higher drain current for high-K dielectrics as compared to the TMG structure. Also on introducing the epitaxial layer (i.e., from TRIMGAS to TRIMGAS Epi) there is a further increase of drain current as seen in insets 1 and 2. Therefore, the drain current increases on introducing an oxide stack and an epitaxial layer in the substrate and hence the TRIMGAS Epi MOSFET with high-K material is the best choice among all MOSFET structures discussed. Table 4 gives the I on /I off ratio for all devices discussed optimized for the same EOT and threshold voltage. It is observed from this table that the I on /I off ratio of TRIMGAS MOSFET is the highest among TMG, DUMGAS and SIMGAS MOSFETs. Also on introducing an epitaxial layer the I on /I off ratio increases further. The highest I on /I off ratio of TRIMGAS Epi MOSFET is due to the best gate control of TRIMGAS Epi MOSFET as compared to other structures. But the epitaxial channel thickness needs to be optimized since on increasing the epitaxial channel thickness from 10 nm to 20 nm, the I on /I off ratio of TRIMGAS Epi MOSFET does not increase proportionally. In figures 9(a) and (b), we have plotted the surface potential versus normalized position along the channel for two different PMOS structures with metal work functions of the three materials in the gate being . It may be noted that although we had done our analysis for NMOS, but the analysis can also be applied to PMOS by reversing the polarity of gate and drain bias as seen by the good agreement of our analytical results with the simulated data obtained.
Conclusion
The TRIMGAS Epi MOSFET structure has been analysed and its performance comparison with DUMGAS Epi, SIMGAS Epi and straddle-gate oxide stack Epi is discussed. It is clear from the analytical model and simulation results that the TRIMGAS Epi MOSFET structure has better performance than the rest of the structures. The modelling scheme proposed is capable of modelling the 2D potential distribution, electric field distribution, threshold voltage, subthreshold slope and I-V characteristics for DUMGAS, SIMGAS and straddle gate with and without Epi as well as TMG, DMG, SMG and straddle gate with and without Epi by altering the metal work functions (φ M ) and epi-layer thickness in the model as explained earlier. The surface potential profile exhibits improvement in screening of the drain potential variation and hence reduced DIBL and CLM as compared to all-previous structures. Better screening of the control gate results in reduction of SCEs. Reduced electric field at the drain end indicates lower hot electron effect, and increase of average electric field gives better carrier transport efficiency. Also, TRIMGAS Epi MOSFET shows reduced threshold voltage and enhanced drain current as compared to other structures proposed earlier. Our analytical results match well with those obtained from device simulation software, proving the validity of our model. Hence, our device TRIMGAS Epi MOSFET reduces SCEs effectively and may provide an incentive for further experimental exploration. 
